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A standard Complementary Metal Oxide Silicon (CMOS) library for use in
Very Large Scale Integration (VLSI) circuits was developed. The development
includes investigation of the various clocking strategies upon which the optimum
clocking strategy, pseudo-two phase, was selected for all clocked cells in the
library. The cells were then designed using the pseudo-two phase clocking
strategy. A primary objective is to provide cells for use in converting the
MACPITTS silicon compiler from n-channel Metal Oxide Silicon (NMOS) to
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I. INTRODUCTION
A. BACKGROUND
A silicon compiler is an automatic translation tool that takes a behavioral
description written in a high level language, such as LISP, and converts it to a
mask level layout. The majority of silicon compilers are technology driven. That
is, as new technologies are developed the research in silicon compilers is driven
towards that technology. This leaves previously developed compilers, such as the
University of Edinburgh's FIRST compiler [Ref. l:p. 33] or the MACPITTS
compiler [Ref. 2:pp. 2-5], obsolete every time a new technology is generated.
A better approach is to make a compiler technology independent, such as in
the GENESIL compiler [Ref. 3:pp. 52-53]. This way when a new technology is
developed all that needs to be added to the compiler are the new design rules and
organelles for that technology. Since most compilers are characterized by a fixed
floor plan this should be an easy task.
The MACPITTS silicon compiler uses an n-channel Metal Oxide Silicon
(NMOS) database for its organelles (bit slice of an operator or register). Since it
has a fixed- floor plan, adding technologies should be straightforward. To
demonstrate the possibilty of doing this, the thesis project described herein is
concerned with the design of a standard set of Complementary Metal Oxide
Silicon (CMOS) organelles for insertion into the MACPITTS silicon compiler.
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B. GOALS
This thesis investigates the design of an expandable technology library for
MACPITTS. The project is motivated by the shift in industry from NMOS to
CMOS. To demonstrate the feasibilty, a standard set of CMOS organelles
(Appendix) was generated and inserted into MACPITTS. By designing the
organelles to be functionally the same as their NMOS counterparts, the new cells
will be able to use the existing MACPITTS test structures.
The resulting dual technology silicon compiler also incorporates a more
efficient clocking strategy. Since the NMOS version of MACPITTS is
implemented with a three-phase clock (much more conservative than necessary)
the CMOS version attempts to use a more efficient two-phase clocking scheme.
1. CMOS Versus NMOS
Although any technology could have been used to examine the idea of an
expandable technology library, CMOS was selected for several reasons. First, with
a shift in industry from NMOS to CMOS the latter seems like an appropriate
choice. Secondly, the two technologies are compatible in many ways [Ref. 4:pp.
1-28].
The major advantages of using CMOS over NMOS are the symmetry of
CMOS which encourages symmetrical layout styles, the equal rise and fall times
of CMOS transitions and lower power consumption. These advantages benefit
circuit design in CMOS. The regular layout styles allow for easy determination of
transistor sizes. Because of equal rise and fall times, critical paths have the same
propagation^delays for rising and falling transitions.
A disadvantage of static CMOS is the number of transistors required.
CMOS requires 2N transistors for static complementary gates while NMOS only
requires N+1 transistors for N inputs. Thus, CMOS requires more chip area than
NMOS. A more detailed analysis of CMOS versus NMOS is presented in [Ref.
4:pp. 1-28].
2. Selecting Clocking Strategies for CMOS
Various methods of clocking CMOS circuits to be used in MACPITTS
were investigated. To augment the fragmentary information in the literature
much of the necessary data was generated using computer models. Currently
MACPITTS uses a conservative three-phase clocking scheme [Ref. 2:pp. 12-13].
Since a goal of this thesis investigation is to use a more efficient clocking scheme,
three and four-phase clocking schemes are not considered because they increase
circuit complexity and area without a significant gain in prevention of races
caused by clock skew.
3. Hierarchical Cells Versus Standard Cells
MACPITTS NMOS organelles use a hierarchical layout style, that is, the
building blocks consists of pull-up transistors, input structures, output structures,
etc. The building blocks are assembled to build bigger building blocks, such as
inverters, which in turn are assembled to form organelles. This slows down the
execution of MACPITTS because every time an organelle is generated its building
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blocks must be called, and in turn each of these must call up their building
blocks. It is this sequential calling that increases compilation time.
There are two advantages of using hierarchical cells. First, hierarchical
cells result in quicker hand generated layouts and are easier to check for design
errors since the cells are constructed of pre-checked blocks. Secondly, once a
mistake is discovered only the building block in error needs to be corrected and all
the organelles using that building block receive the correction.
There are also several major disadvantages of using hierarchical layouts.
First, using building blocks results in larger layouts because this type of layout
style does not take full advantage of chip area. Secondly, if a mistake occurs in a
building block, all organelles that use the structure must be checked for design
rule violations after the building block is corrected. This is especially true if the
correction involves increasing the building block's size, and since this results in a
larger layout, the organelle will have a higher propagation delay due to the added
resistance and capacitance.
A simpler method is to use a standard cell layout style. This method
results in a stand-alone organelle. All the building blocks are assembled in a fixed
structure in the organelle, that is, there is no hierarchy in the organelle. The
advantages of this method are that it results in smaller layouts, and thus smaller
propagation delays, and only the one organelle needs to be checked if a change is
made to its layout. Disadvantages of this type of layout style are that it takes
longer to layout an organelle because of its relative complexity and it is more
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difficult to check for design rule violations because all building blocks are at the
same hierarchical level in the organelle. The disadvantages result from standard
cell layouts containing all the building blocks which are checked upon layout
completion. In contrast, hierarchical layouts use pre-checked building blocks so
that upon layout completion all that needs to be checked is the placement of the
building blocks. The benefits of a standard cell layout style outweigh those of a
hierarchical layout style for silicon compilation. Thus, the standard cell layout
style was used for the layout of all CMOS organelles.
C. IMPLEMENTATION
The following three chapters cover selection of a clocking strategy, guidelines
for organelle layouts, and applications to a CMOS implemented MACPITTS.
MAGIC CAD tools [Ref. 5:pp. 143-246] and the SPICE simulation package [Ref.
6] were used extensively in this investigation. Wherever possible MAGIC and




The D latch shown in Figure 2.1 is a single-phase latch that operates well
with a clock whose complement has no lag with respect to the true clock (Figure
2.2) [Ref. 4:pp. 175-225]. During the load cycle of the latch, when the clock goes
low, transmission gate Tl turns on and transmission gate T2 turns off. This is the
ideal situation where no lag exists between the clock and its complement.
However, in a non-ideal situation where the clock's $ phase lags the $ phase, the
p-channel transistor in Tl turns on while the n-channel transistor remains off
until the positive level of the clock's complement arrives. For transmission gate
T2 just the reverse is true: when $ goes high the n-channel transistor turns on
while the p-channel transistor remains off until $ arrives. The lag causes
unacceptable operating conditions. Because the n-channel transitor in T2 is on
and the p-channel transitor in Tl is on for the time when $ is high and 4> lags,
there exists a direct path from the output Q of the latch to it's input D. Thus, a
logical one on Q can cause a logical zero on D to change due to the feedback path.
To eliminate the feedback requires eliminating the clock lag. This is virtually
impossible to do. There will always be a lag associated with the clock due to the
delay through the circuit that generates the clock's complement.
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Even if the circuit delay was eliminated through clever circuit design, there would
be a lag caused by the delay from unequal clock line lengths on the chip.
Circuit simulations of the D latch using SPICE verified the above findings.
MOSIS transistor parameters (Table 2.1) were used with channel lengths of 3.0/im
hi
-1i
Figure 2.1 D Latch, Single Phase
T -^ ^"^ 4-
/
Figure 2.2 CMOS Single Phase Clock With Lag
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and channel widths of 4.5/im for all transistors in the circuit. A 5V supply and a
0.6ns delay through the inverter used to generate the complement of the clock
resulted in a 0.63V feedback to D from Q. As the lag increases through greater
delay in the inverter or through delays in unequal clock line lengths the feedback
voltage also increases. A large enough lag can cause the feedback to increase to
the point where D will change states. The feedback paths created by clock lag
makes this circuit an unlikely candidate for MACPITTS.
TABLE 2.1 MOSIS TRANSISTOR PARAMETERS
NOMINAL WORST CASE
TYPE NMOS PMOS NMOS PMOS
LEVEL 2.000 2.000 2.000 2.000
VTO 0.827 -0.895 0.909 -0.984
KP 3.29d-05 1.53d-05 3.29d-05 1.53d-05
GAMMA 1.360 0.879 1.360 0.879
PHI 0.600 0.600 0.600 0.600
LAMBDA 1.60d-02 4.71d-02 1.60d-02 4.71d-02
CGSO 5.20d-10 4.00d-10 5.20d-10 4.00d-10
CGDO 5.20d-10 4.00d-10 5.20d-10 4.00d-10
RSH 25.000 95.000 25,000 95.000
CJ 3.20d-04 2.00d-04 3.20d-04 2.00d-04
MJ 0.500 0.500 0.500 0.500
CJSW 9.00d-10 4.50d-10 9.00d-10 4.50d-10
MJSW 0.330 0.330 0.330 0.330
TOX 5.00d-08 5.00d-08 5.00d-08 5.00d-08
NSUB l.OOd+16 1.12d+14 l.OOd+16 1.12d+14
NSS 0. d+OO 0. d+OO 0. d+OO 0. d+OO
NFS 1.23d+ 12 8.79d+ll 1.23d+12 8.79d+ ll
TPG 1.000 -1.000 1.000 -1.000
XJ 4.00d-07 4.00d-07 4.00d-07 4.00d-07
LD 2.80d-07 2.80d-07 2.80d-07 2.80d-07
UO 200.000 100.000 130.000 65.000
UCRIT 9.99d+05 1.64d+04 9.99d+05 1.64d+04
UEXP 0.001 0.153 0.001 0.153
VMAX l.OOd+05 l.OOd+05 l.OOd+05 l.OOd+05
NEFF 0.010 0.010 0.010 0.010
DELTA 1.241 1.938 1.214 1.938
TEMP 27.00C 27.00C 125.OOC 125.00C
POWER 0.00 5.00 0.00 4.50
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The D latch with an extra transmission gate added to control race
conditions as shown in Figure 2.4 still results in a feedback voltage when Tl
conducts due to clock lag. Thus, this circuit is also unusable for MACPITTS.
The master-slave flip-flop shown in Figure 2.4 can be operated as a single-
phase or two-phase circuit [Ref. 4:pp. 213-215]. Two-phase operation will be
considered in Section II B. For single-phase operation set <^1 = <I>2. This circuit is
immune to race conditions when configured as a single-phase or two-phase flip-
flop, and is not as susceptible to feedback as the latch in Figure 2.1. This is a
result of the first latch in the master-slave flip-flop in Figure 2.4 having
transmission gate T3 as a load rather than an inverter as in Figure 2.1. Since a
transmission gate hcis less capacitance, and thus less charge storage capabilty
than an inverter, the clock lag which occurs during the clock transistion and
Figure 2.3 D Latch, Single Phase, Race Controllable
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causes the feedback path results in less charge to drive the feedback path. This
causes the feedback to have little effect on D since the drive is less.
SPICE simulations using nominal and worst case transistor parameters
(Table 2.1) resulted in the following circuit times:
NOMINAL WORST CASE
CLOCK TO Q : lpe = 2.lns Lpc = Z.9na
DATA TO Q : lpd=i.Ons Lpd=Z.2ns
HOLD TIME : Isd^-O.lns L«(f=0.4n«
SETUP TIME : Isc^l.Zns Lsc = 1.7n8
SKEW 2S=0.lns
Figure 2.4 Master-Slave Flip Flop. For Single Phase $1 = $2
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CLOCK LAG Gi^ 1.0ns
PULSE WIDTH: w=6Jns W=7.0ns
where,
Ipc = nominal delay time for clock to output
Ipd — nominal delay time for data to output
Isd = nominal hold time
Isc = nominal setup time
Upper case letters are worst case delay times.
Figures 2.5 and 2.6 show the simulation model and skew model used. Equations
for the optimal clock period and pulse width are [Ref. 7:pp. 367] :
p = Lpc










Wt — clock pulse width variation (W/w)
W = maximum clock pulse width
w = minimum clock pulse width
D — maximum delay through combinational logic
d = minimum delay through combinational logic.
The above values when inserted into the equations 2.1 and 2.2 yield:





= 2.76nfi + 0.95<i
An alternative D latch is shown in Figure 2.7 [Ref. 4:pp. 215-217]. This
circuit resulted in race immune conditions when simulated using SPICE. As a
static latch it operates well, but when configured as a flip-flop it requires 14
transistors more than the flip-flop in Figure 2.4.
SPICE simulations for the latch in Figure 2.7 resulted in nominal delay
times for clock to Q of 3.9ns and data to Q of 4.1ns. Both of these times are
greater than the delay times for the flip-flop in Figure 2.4. When configured as a
flip-flop the delay times will even be greater. Although the single-phase clock
with no complement is an ideal feature, the large circuit area required when
configured as a flip-flop is not ideal. This along with the longer delay times makes
this circuit undesirable for MACPITTS.
B. TWO-PHASE CLOCKING
The master-slave flip-flop in Figure 2.4 is race immune [Ref. 4:pp. 213-215].
This circuit is even less susceptible to feedback than its single-phase counterpart
due to the two-phases having more control over the feedback path. Detailed
SPICE simulations for this circuit were not conducted as the delay times will only
be relevant for the particular clock phase lag used in the simulations.
One disadvantage of this circuit is the number of clock lines that need to
be routed. Since the circuit is two-phase, four clock lines will need to be routed,
















Figure 2.6 Circuit Skew Model
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Figure 2.7b Static Single Phase D Latch Schematic
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undesirable for MACPITTS but, when the single-phase case is considered, two
circuits for the price of one can be obtained. Ideally, a switch could be inserted
into MACPITTS software to select designs that operate as single- or two-pha.se. If
the single-phase circuit operation is not reliable enough, MACPITTS could be re-
executed with the switch set to re-configure the circuit as two-phase. The more
reliable operation would be at the expense of added chip area due to the extra
clock lines, however.
For comparison purposes with the single-phase version, SPICE simulations
were generated using a non-overlapping clock and a fixed clock lag, Tl2 as shown
in Figure 2.8. The value of T12 was calculated by:
- Conducting SPICE simulations to get the minimum clock pulse width for $1
of 1.9ns required to latch the data.
- Using an estimate of 2K/zm for routing differences between $1 and $2. Using
first metal over field and a 3^m wide metal path results in approximately
0.1ns delay.
- Using one inverter to generate the complement of $1 resulting in a 0.6ns
delay between $1 and $1 complement.
- Using a worst case skew of 0.1ns.
- Adding the delays in the above four items gives T12 = 2.7ns.
In an- actual circuit T12 would probably be smaller, causing an overlap of
$1 and $2. This would prevent the inverter driving T2 in Figure 2.4 from fighting
the gate that drives Tl when $1 and $2 are both low. SPICE simulations using







Figure 2.8 Two Pheise Non-overlapping Clock
circuit times:
NOMINAL WORST CASE
CLOCKl TO TZ: llpc = 2.1ns Llpc = 2.4nii
DATA TO TZ : llpd = 1.5ns Llpd = 1.6n«
CL0CK2 TO Q : I2pc = Z.5ns L2pc = 4.4rw
TZ TO Q : I2pd = 1.5ns L2pd = 1.6ns
HOLD TIME : llsd = -0.1ns Llsd = O.ins
SETUP TIME : Use = l.Zns Llsc = 1.7ns
SKEW 25 = 0.1ns
CLOCK LAG Gi = 2.2»
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PULSE WIDTH : u. = 1.9ns W = 2.2ns
See Figure 2.6 for skew model used. Equations for the two-phase optimal clock
period and pulse width are [Ref. 7:p. 368] :
p = -d + (Wt - l)(Ll8c - Llsd - 2S) ^ L2pc ~ D
+ ( Wt)Llsd ^ 2{Wt + 1)5 - I2pc - llsd (2.3)
' d ^ L2pd + Llpc - L2pc - 25 + I2pc + llsd
wl = (2.4)
Wt
where the variables are the same as in the single-phase case and the subscripts 1
and 2 are used to distinguish between the phases. The above values when inserted
into equations 2.3 and 2.4 yield:
p = 2.07ns - d + D
wl = 2.33n« + 0.864d
based on Tl2 fixed at 2.17ns.
C. APPLICATIONS
The equations for the minimum clock period p and minimum pulse width
w (wl) for the single-phase (two-phase) case can be used to calculate an
approximate clock speed for a MACPITTS generated circuit. To do this, all that
needs to be done is to:
- Generate the desired circuit layout using MACPITTS.
- Analyze the circuit using the CRYSTAL simulation package [Ref 5:pp. 297-
319].
- Use the "critical" command to determine the critical path of the circuit.
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Add the worst case delay times for each organelle in the critical path. This
generates D.
Add 0.1ns delay to D for every 2K/im of metal for signals in the critical path.
Add the nominal delay times for each organelle in the critical path. This
generates d.
Insert the values of D and d found in the above items into the optimizing
equations to find the maximum clock speed.
D. CONCLUSIONS
The master-slave flip-flop in Figure 2.4 is ideally suited for MACPITTS.
The possibility of configuring it as either a single-phase or two-phase structure
opens the door for many different possibilities for MACPITTS. It allows a
MACPITTS generated circuit to be operated internally as single-phase with an off"
chip single-phase clock, or the circuit can be configured with an internal two-
phase clock and driven by an external single-phase clock, or even a two-phase
internal clock and a two-phase external clock.
The race immune conditions of the flip-flop along with the short set up and
delay times allows for a fast, reliable MACPITTS generated circuit. Thus, this is




Since the organelles are designed in CMOS, schematic generation is an easy
process. The p-channel and n-channel transistors can be represented as simple
switches. See [Ref. 4:pp. 9-14] for a detailed explanation of switch representation.
If two n-switches are placed in series, then the composite switch is on if both
switches are on, that is, both n-channel transistor gate voltages are logical ones.
This produces an AND function. The same is true for two p-channel transistors
except they both conduct when the p-channel gate voltages are logical zeros.
If two n-switches are placed in parallel, then the composite switch is on if
one or both switches are on, that is, one or both n-channel transistor gate voltages
are logical ones. This produces an OR function. The same is true for two p-
channel transistors except one or both p-channel gate voltages are logical zeros.
To implement compound functions in CMOS, all that needs to be done is
to start with the n-channel pulldown structure and use a combination of series
(AND) and parallel (OR) switch structures to represent the inverted expression.
Once the n-side of the schematic is generated the complement of the switch
structure is formed to represent the p-side. Wherever there exists a parallel
combination of n-switches, this results in a series combination in the p-side. For a
series combination of n-switches the p-side is implemented as a parallel
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combination. The final step is to connect one side of the p-stnicture to Vdd, the
other side to the output and -ne side of the n-structure to GND, the other side to
the output.
B. SPICE SIMULATIONS
Before the schematic can be used to layout an organelle the transistors in
the circuit must be sized for proper drive and the circuit simulated to test for
functionality and speed. This is done as a check to make sure that what is going
to be generated on the CAD system is logically and electrically correct. Without
this check a lot of time and money could be invested on a chip only to have non-
functioning organelles.
SPICE was the only simulation tool used to evaluate all the organelles for
functionality, transistor sizes, and to obtain propagation delays while ESIM [Ref.
5:pp. 19-22] was used as a second check to simulate the more complex organelles
for functionality. MOSIS transistor parameters (Table 2.1) were used for the
SPICE transistor models. The model used for all simulations is shown in Figure
2.5. All inputs are buffered to provide an ideal on-chip signal. Outputs are loaded
with an inverter to provide a realistic load as would be seen by the organelle on a
chip. The load inverter transistors are sized according to required fanout. The
fanouts were selected for each organelle to be one and four. Loads with a fanout
greater than four were not simulated as the rise and fall times are too great to be
of any use for MACPITTS purposes. This is not to say that the organelles cannot
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drive loads with a fanout greater than four; it means that fanouts greater than
four are unsuited for MACPITTS.
1. Sizing Transistors
A minimuni size scalable CMOS (SCMOS) transistor for a 3;im
minimum feature size process has a 3.0/im width and a 4.5//m length. Any circuit
having an output with both n and p-channel transistors equal to these sizes is
considered to have a drive of Ix. Since the p-channel mobility is one half that of
the n-channel, all drives greater than Ix were designed to have their p-channel
widths equal to twice their n-channel widths. That is, a 2x drive will have the p-
channel width equal to 9.0^m and the n-channel equal to 4.5;/m. For drives
greater than 2x just multiply the 2x drive transistor widths by one half the
desired drive to get the proper transistor widths. This will allow for nearly equal
rise and fall times on all circuits with drives greater than one. For example, for a
6x drive transistor the width would be 3 times the 2x drive transistor.
Wherever possible circuits should be designed with minimum size
transistors. This allows the organelle to be smaller and reduces loading on the
organelle's driver. This is not always possible, however. Some circuits like NAND
and NOR gates require larger transistors due to combinations of series and
parallel transistors. To determine the correct transistor sizes R^^^^ipchannel should








- + • • +
^, R, «.
for parallel transistors. By decreasing R,atai the
output drive can be increased. Therefore, increasing transistor widths will decrease
^totai- After determining R^^,^, several simulations should be generated to fine tune
the transistor sizes to obtain equal rise and fall times. This is not always possible,
however, since transistor widths are on a grid in the CAD system and thus must
be multiples of this grid. Also, it is not always desirable to have equal rise and fall
times if the increase in transistor area required to achieve this is excessive. These
are considerations that must be evaluated when simulating the circuits.
2. Circuit Functionality
Circuit functionality was tested using SPICE for all organelles and
ESIM for a select few as a second check. A timing diagram was generated by hand
to determine the correct circuit function. This timing diagram included all the
entries in the truth tables to ensure a complete functionality check of the
organelle. Once this is completed, the SPICE pulse function can be used to
represent the input timing waveforms in the SPICE input file. After the
simulation is completed its output waveforms should logically match the hand
generated ones. If the two agree then the circuit is logically correct.
3. Propagation Delays
Propagation delays are determined from the SPICE functionality
simulations. The propagation delay for a falling output {t^^) and a rising output
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(t^J are obtained by taking the time difference between the 50% point of the
input waveform and the 50% point of the output waveform. The rise and fall
times (t, and tj respectfully) are obtained by taking 10% to 90% of full swing of
the output waveforms.
C. STICK DIAGRAMS
Stick diagrams were used initially for the organelle layouts. The idea is to
have a simple representation of the organelle on paper before using MAGIC to
capture the layout. The stick diagrams allow the designer to make several quick
layouts on paper in order to select the most efficient and smallest layout. It is best
to use the same color scheme as MAGIC (red for poly, blue for first metal, etc.) to
avoid confusion later on. The stick diagrams need not be totally correct in
following MAGIC design rules. The idea is to provide quick, simple
representations of the organelle as seen on the MAGIC terminal. If there are
design-rule errors in the stick diagrams MAGIC informs the user during layout
and they can be corrected at that time.
D. MAGIC USAGE FOR STANDARD CELLS
As mentioned in chapter one, MAGIC was used extensively in cell layout.
The MAGIC output style used for the layouts was lambda = 1.5 (gen). This is a
generic process in which scalable rules apply to P-well as well as N-well and twin
tub processes. This will generate Caltech Intermediate Format files for the MOSIS
SCMOS technology with a 3.0//m minimum feature size [Ref. 5:p. 295].
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The design rules in [Ref. 5:pp. 285-296] were used to implement the layout
of the organelles. Minimum transistor sizes have a 3.0/zm width and a 4.5/im
length. In addition to the MAGIC design rules, the following design rules were
also used to layout the organelles:
- All I/O points are on first metal with inputs on one edge of the organelle and
outputs on the opposite edge.
- First metal and poly are used for signal and power routing within organelles.
- External CLOCK, Vdd, and GND connections are on second metal only, and
run the full length of the organelle perpendicular to I/O. No other second
metal is used in the organelles.
- All external connections to I/O, CLOCK, Vdd, and GND end at least 5 units
past all transistors.
- All external connections to I/O, CLOCK, Vdd, and GND end at least 4 units
past all substrate contacts.
- All external connections to I/O, CLOCK, Vdd, and GND end at least 2 units
past all poly.
- All external connections to I/O, CLOCK, Vdd, and GND end at least 2 units
past first metal that is not an I/O point.
- All external connections to I/O, CLOCK, Vdd, and GND end at least 2 units
past second metal that is not a CLOCK, Vdd, or GND point.
The above design rules were set in order to allow identical organelles to
abut. The I/O, CLOCK, Vdd, and GND points determine the boundaries for the
organelles. Thus, identical cell boundaries can touch without causing design rule
violations. This is useful, for example, for adder organelle applications. For an n-
bit adder, n adder organelles are simply stacked. All Vdd and GND busses line up
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and run the entire length of the n-bit adder, and no design rule violations should
occur.
For cells that are not identical, care must be taken when placing the
organelles. The boundaries can still touch but, because CLOCK, Vdd, and GND
points may no longer line up, second metal design rules must be followed to
ensure there are not any violations. The same is true for I/O points and first
metal design rules.
E. CHECKING LAYOUTS
Checking layouts is accomplished in two parts. The first part is done while
the layout is being generated. It involves following MAGIC's design rules to
layout the organelles. If followed correctly the white dots indicating design rule
violations will not appear on the screen. If the white dots do not appear on the
screen then the first part of the check is completed.
The second part of the check involves verification of the organelle. While in
MAGIC with the organelle displayed on the screen type:
:extract
Then under the UNIX operating system type:
>ext2sim fn
>sim2spice fn
The second command generates fn.sim file that is used for ESIM simulations. The
third command generates a SPICE input file of the layout. The SPICE input file
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can be used to generate a schematic by hand. If this schematic matches the
schematic used to generate the layout then the layout is topologically correct.
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IV. APPLICATIONS
A. CIRCUIT SIZE COMPARISION
A comparision of the areas of selected SCMOS organelles and the
MACPITTS NMOS organelles was conducted. Since static NMOS requires N + 1
transistors and static CMOS requires 2N transistors, it is reasonable to assume
that CMOS requires approximately twice the chip area as NMOS (assuming the
same layout style is used for both technologies). However, when layout styles
among the technologies differ, area comparisons are not as simple because of the
many variables introduced into the comparison. For example, SCMOS organelles
using a hierarchical layout style will be more than twice the area of an NMOS
organelle utilizing a standard layout, since CMOS is approximately twice the area
of NMOS and hierarchical layouts result in larger layouts than standard layouts.
The hierarchical layout style results in a larger layout than the standard layout
style due to the fixed dimensions of the building blocks used in a hierarchical
layout. The fixed dimensions cause all of the routing connecting the building
blocks together to lay outside these fixed boundaries, thus increasing the overall
area.
Since MACPITTS NMOS organelles use a hierarchial layout style and the
SCMOS organelles use a standard layout style the area diff"erences had to be
calculated since no rule of thumb exists for layout style area comparisons. The
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area measurements for a few typical organelles resulted in the following:
ORGANELLE SCMOS AREA (a') NMOS AREA (a') % CHANGE
2 INPUT XNOR 4536.8 3538 22
2 INPUT NAND 1946.8 661.5 66
2 INPUT NOR 2005.3 742 63
2 INPUT OR 2725.9 1375 49
2 INPUT AND 2488 1225 50
Since SCMOS areas are expected to be approximately double those for the
comparable NMOS circuits, the above measurements show that the NMOS
organelles are very inefficient layouts due to the inherent limitations of the
hierarchical layout style.
B. SIMULATION RESULTS
Although SPICE was the only simulation tool used to simulate all the
organelles in the SCMOS library, another simulation package was also
investigated for its usefulness to VLSI design simulation. ESIM, an event-driven
switch-level simulator [Ref. 5:pp. 19-22], was used to simulate a selected group of
organelles. The organelles selected were chosen on the basis of clocking strategy
used (single-phase or two-phase) and transmission gates used (whether present or
not). The simulations included a 2 to 1 MUX, a 2 input NAND gate, a single
phase D flip-flop, and a two phase D flip-flop.
Circuits that involved transmission gates with no clocking mechanisms,
such as the 2 to 1 MUX, and circuits that did not contain transmission gates,
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such as the 2 input NAND gate, work reasonably well when simulated with ESIM.
All possible'input combinations for the 2 to 1 MUX and the 2 input NAND gate
were used in the simulation which generated the correct output for each input. In
addition, several different circuits were constructed involving the MUX feeding
one input of the NAND gate or the NAND gate feeding one input of the MUX.
The simulations of these circuits also produced the correct outputs.
Circuits that use non-overlapping clocking mechanisms, such as the two-
phase D flip-flop, simulate correctly using ESIM. A problem arises when an
overlapping clocking mechanism, such as in the single phase D flip-flop, is used.
Because of the overlap ESIM will generate unknowns for all nodes that are
clocked and all nodes that follow a clocked node. The problem with overlapping
clocks was verified by overlapping the clocks in the two phase D flip-flop which
generated the same unknowns as the single phase D flip-flop.
C. APPLICATION EXAMPLES
Several applications for the organelle library will be discussed next. Besides
being used as the SCMOS organelle library for MACPITTS the organelles can
also be used to generate hand crafted layouts.
The one bit adder organelle can be used to generate an n-bit adder. This is
easily accomplished by abutting n-adder organelles so that the power rails line up.
Once this is done the Cq^jj. of bit n is simply connected via first metal to C^^ of bit
n + 1.
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The look ahead carry organelle is a four stage static look ahead carry.
However, ohly stage three of the look ahead carry was constructed. This is due to
the fact that stages one, two, and four can be obtained with relatively few
organelles. Stage one is obtained by:
couTi = Gi + Pi-cm
where,
CIN = carry in
Pi to PN — propagatel to propagateN
Gl to GN — generatel to generateN
This requires only a two input OR gate and a two input AND gate. Stage two can
be obtained by setting G3 = and P3 = 1 in stage three since:
C0UT2 = G2 + P2(Gl + PlCIN)
COUTZ = G3 + PZ{G2 + P2[G\ + PlCIN])
Stage four can be obtained by:
GOUTA = 6-4 + P4COUT3
This requires only a two input OR gate, a two input AND gate, and the look
ahead carry organelle. The look ahead carry organelle was constructed using
compound gates. That is, the organelle was implemented as one function rather
than as a cascade of logic gates. By using compound gates the organelle speed was
increased to the point where it is expected to be as fast as a two level cascade look
ahead carry.
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Other applications include using the two input XNOR gate as an equality
organelle since A&B = I only when A = B. The two input XOR gate can be used
as an inequality organelle since A B = 1 only when A ^ B. These are just some
of the many applications that can be generated using the organelle library.
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V. CONCLUSIONS
The goal of this thesis was to develop a standard CMOS library for use in
converting the MACPITTS silicon compiler from NMOS to CMOS technology.
The cells were designed using a bit slice approach (organelle) for easy integration
into the MACPITTS software architecture. The main result of the thesis is the
development of enough organelles to allow for a CMOS conversion of MACPITTS
and to allow for hand crafted VLSI layouts using the organelles.
It was shown that the three phase clocking scheme used in the NMOS
MACPITTS was too conservative. Several clocking schemes were investigated. A
two phase clocking scheme was selected as being just as reliable as the three phase
clocking scheme only requiring fewer transistors for the circuits. This was the
approach used in developing all clocked cells. Additionally, a single phase flip flop
was developed for MACPITTS for incorporation into those designs where clock
skew is not a strict requirement.
The simulations conducted resulted in delay times being tabulated for each
cell along with demonstrating that the cells are functionally correct. The
tabulated delay times allow a designer to calculate propagation delay and clock
speed for a particular circuit.
The more than twenty cells constructed for the library are just a start for a
standard CMOS library. Many more possible cells can be added to allow the
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library to be a highly useful tool to the VLSI designer and to increase the
capabilities of MACPITTS.
Some recommended additions to the librar>' include shift register
organelles, a stackable one bit multiplier organelle and, a four to one and eight to
one multiplexer. Test functions for these organelles would have to be generated
and included in MACPITTS for the organelles to be used by the compiler. These
additional organelles along with the existing organelles would enable a designer to
generate any number of VLSI circuits, which normally take many man-months to





ADDER ONE BIT ADDER





DFFIPHASE MASTER-SLAVE D FLIP FLOP.
SINGLE PHASE, NO CLEAR
DFF2PHASE MASTER-SLAVE D FLIP FLOP,
TWO PHASE, NO CLEAR
INVIX INVERTER. MINIMUM DRIVE
INV4X INVERTER. 4X DRIVE
INV8X INVERTER. 8X DRIVE
L00K-AHEAD-CARRY4 STAGE 3 OF A 4 STAGE STATIC
LOOK AHEAD CARRY
MUX2-1 2 TO 1 MULTIPLEXER
NAND2 2 INPUT NAND GATE
NAND3 3 INPUT NAND GATE
NAND4 4 INPUT NAND GATE
NOR2 2 INPUT NOR GATE
N0R3 3 INPUT NOR GATE
N0R4 4 INPUT NOR GATE
0R2 2 INPUT OR GATE
0RANDINV3 3 INPUT OR AND INVERT GATE
XN0R2 2 INPUT XNOR GATE
X0R2 2 INPUT XOR GATE
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t^^ is the propagation delay for a rising output which is obtained by taking
the time difference between the 50*^T point of the input waveform and the
50% point of the output waveform.
tjj is the propagation delay for a falling output which is obtained by taking
the time difference between the 50% point of the input waveform and the
50% point of the output waveform.
t^ is the rise time for the output waveform which is obtained by taking 10%
to 90% of full swing of the output waveform.
tj is the fall time for the output waveform which is obtained by taking 10%
to 90% of full swing of the output waveform.
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An to Sn^^^i 1 3.3ns 3.8ns 1.6ns 1.4ns
4 4.1ns 4.2ns 3.5ns 2.1ns
Bn to Srig^i 1 3.1ns 3.9ns 1.6ns 1.4ns
4 4.0ns 4.3ns 3.5ns 2.1ns
^in^^ ^out 1 1.7ns 2.7ns 1.6ns 1.4ns
4 2.6ns 3.7ns 3.5ns 2.1ns
An to Couf 1 2.0ns 1.9ns 1.5ns 1.4ns
4 2.7ns 2.5ns 3.7ns 2.9ns
Bn to Couf 1 1.7ns 1.6ns 1.5ns 1.3ns
4 2.3ns 2.2ns 3.7ns 2.9ns
Qn^O Cg^f 1 1.5ns 1.5ns 1.8ns 1.4ns
4 2.1ns 2.2ns 3.5ns 2.9ns
TRUTH TABLE







1 1 1 1 1
Stackable one bit adder. N bit adder formed by stacking N organelles.


















































INI 1 1.5ns 1.4ns 1.3ns 0.9ns
4 3.2ns 2.4ns 3.4ns 1.7ns
IN2 1 1.7ns 1.5ns 1.3ns 0.9ns






Figure A.2b And2 Timing Data
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OUT



























Figure A.3a BufFerlx Cif Plot
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FAN OUT
^dr 'df ir V
1 1.3ns 1.3ns 1.3ns 0.8ns










































Figure A.4a BufFerlx-4x Cif Plot
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FAN OUT Ur 'dj «r V
0.25 1.4ns 2.2ns 1.5ns 1.2ns
1
4
1.7ns 2.5ns 1.5ns 1.3ns
























Figure A.5a DfFlphase Cif Plot
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PARAMETER td
CLOCK TO Q 3.1ns








Simulation conducted for a fanout of one only. This is equivalent to a fanout
of two for an invlx organelle due to one fanout for the unit load and one
fanout for the feedback inverter in the last latch (see Figure A. 5c). To obtain
times for greater fanouts simply interpolate the time for a fanout of two for
the invlx organelle, subtract this from the desired parmeter of dfflphase
organelle to obtain the base delay, interpolate invlx for the desired fanout
plus one and add this to the base delay to get the desired delay times. Hold
times and setup times are independent of fanout.







































Figure A. 5c Dfflphase Schematic
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CLOCKl TO T3 2.4ns
CL0CK2 TO Q 3.5ns
DATA TO T3 1.5ns








Simulation conducted for a fanout of one only. This is equivalent to a fanout
of two for an invlx organelle due to one fanout for the unit load and one
fanout for the feedback inverter in the last latch (see Figure A.6c). To obtain
tinies for greater fanouts simply interpolate the time for a fanout of two for
the invlx organelle, subtract this from the desired parmeter of dff2phase
organelle to obtain the base delay, interpolate invlx for the desired fanout
plus one and add this to the base delay to get the desired delay times. Hold
times, setup times, clockl to T3, and data to T3 are independent of fanout.














































Figure A. 7a Invlx Cif Plot
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FAN OUT tdr tdf tr '/
1 0.75ns 0.6ns 1.35ns 0.9ns


























Figure A. 8a Inv4x Cif Plot
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FAN OUT Ur tdf tr V
0.25 0.45ns 0.7ns 0.8ns 1.15ns
1 0.7ns 1.1ns 1.35ns 1.55ns













Figure A.8c Inv4x Schematic
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clfplot* win ow: -5550 3600 -1200 2550 Scale: 1 mfcron Is 0.075 inches
Figure A.9a Inv8x Cif Plot
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FAN OUT idr tdf tr
'f
1 0.8ns 1.0ns 1.6ns 1.6ns




















Figure A. 10a Look-ahead-carry4 C if Plot
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INPUT FAN OUT
'dr ^df tr V
CINl 3.6ns 2.2ns 4.8ns 4.6ns
4 4.1ns 2.5ns 6.5ns 6.3ns
PI 1 2.8ns 2.6ns 4.6ns 4.6ns
4 3.4ns 3.0ns 6.3ns 6.3ns
P2 1 1.9ns 2.8ns 3.1ns 4.6ns
4 2.3ns 3.3ns 4.7ns 6.3ns
P3 1 1.1ns 2.6ns 2.5ns 4.6ns
4 1.2ns 3.4ns 3.6ns 6.3ns
Gl 1 2.8ns 2.6ns 4.6ns 4.6ns
4 3.4ns 3.0ns 6.3ns 6.3ns
G2 1 1.9ns 2.8ns 3.1ns 4.6ns
4 2.3ns 3.3ns 4.7ns 6.3ns
G3 1 1.1ns 2.6ns 2.5ns 4.6ns
4 1.2ns 3.4ns 3.6ns 6.3ns
TRUTH TABLE
P3 P2 PI GIN G3 G2 Gl OUT
1 1 1 1 X X X
1 1 X X X X 1
1 X X X X 1 X
X X X X 1 X X
ALL OTHER INPUTS 1
- This is stage three of a four stage static look ahead carry, where:
OUT = G3 + PZ{G2 + P2[G\ + PlCIN))
- Stage four is obtained by: OUT = G4 + F4 • OUTgTAC^
- Stage two is obtained by setting G3 = and P3 = 1 in stage three. Stage
one is obtained by using individual organelles to generate:
OUT = Gl + PI • cm































































Figure A. 11a Mux2-1 Cif Plot
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FANOUT
^dr 'df 'r V SEL TO OUT
1 0.6ns 0.4ns 3.4ns 1.5ns 3.0ns






































Figure A. lie Mux2-1 Schematic
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Figure A. 12a Nand2 Cif Plot
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INPUT FANOUT tdr tdf «r 7
INI 1 0.8ns 0.8ns 1.5ns 1.4ns
4 1.7ns 1.5ns 3.5ns 2.9ns
IN2 1 1.0ns 0.9ns 1.7ns 1.4ns



























Figure A. 13a NandS Cif Plot
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INPUT FANOUT tdr tdf tr '/
INI 1 1.2ns 0.8ns 1.8ns 1.3ns
4 2.0ns 1.2ns 3.7ns 2.4ns
IN2 1 1.5ns 0.8ns 2.1ns 1.3ns
4 2.4ns 1.2ns 3.9ns 2.4ns
INS 1 1.8ns 0.8ns 2.6ns 1.3ns
4 2.6ns 1.2ns 4.4ns 2.4ns
TRUTH TABLE



































Figure A. 14a Nand4 Cif Plot
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INPUT FANOUT Ur 'df tr V
INI 1 1.2ns 1.0ns 1.8ns 1.9ns
4 2.0ns 1.5ns 3.9ns 3.3ns
IN2 1 1.6ns 1.0ns 2.2ns 1.9ns
4 2.4ns 1.6ns 4.0ns 3.3ns
INS 1 1.8ns 1.1ns 2.5ns 1.9ns
4 2.7ns 1.6ns 4.1ns 3.3ns
IN4 1 2.1ns 1.1ns 3.1ns 1.9ns
4 3.0ns 1.6ns 3.9ns 3.4ns
TRUTH TABLE









































Figure A. 14c Nand4 Schematic
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Figure A. 15a Nor2 Cif Plot
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INPUT FANOUT tdr tdf «r '/
INI 1 0.9ns 0.8ns 1.9ns 1.1ns
4 1.8ns 1.2ns 3.9ns 1.8ns
IN2 1 1.0ns 0.8ns 1.9ns 1.3ns

















Figure A. 16a Nor3 C if Plot
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INPUT FANOUT tdr tdf «r V
INI 1 l.Ons l.Ons 2.6ns 1.2ns
4 1.9ns 1.5ns 4.5ns 2.1ns
IN2 1 1.4ns 1.2ns 2.6ns 1.7ns
4 2.3ns 1.6ns 4.5ns 2.3ns
INS 1 1.5ns 1.2ns 2.7ns 1.9ns
4 2.4ns 1.6ns 4.5ns 2.3ns
TRUTH TABLE






































INI 1 l.lns 1.4ns 3.3ns 1.4ns
4 1.9ns 1.8ns 5.3ns 2.0ns
IN2 1 1.7ns 1.6ns 3.5ns 1.8ns
4 2.6ns 1.9ns 5.7ns 2.5ns
INS 1 2.0ns 1.7ns 3.6ns 2.4ns
4 2.8ns 2.0ns 5.9ns 3.1ns
IN4 1 2.0ns 1.7ns 3.8ns 2.7ns
4 2.9ns 2.1ns 6.1ns 4.9ns
TRUTH TABLE


































T ^° "1° ^°
M7 M5 MZ
OUT
Figure A. 17c Nor4 Schematic
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Figure A. 18a Or2 Cif Plot
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INPUT FANOUT Ur 'df V '/
INI 1 1.6ns 1.4ns 1.4ns 0.9ns
4 3.3ns 2.1ns 3,4ns 1.7ns
IN2 1 1.7ns 1.4ns 1.4ns 0.9ns
























Figure A. 19a OrandinvS Cif Plot
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INPUT FAN OUT tdr
'df 'r V
INI 1 0.9ns 1.4ns 1.9ns 2.3ns
4 1.9ns 2.7ns 4.0ns 5.6ns
IN2 1 1.6ns 1.4ns 2.8ns 2.2ns
4 3.6ns 3.3ns 5.8ns 5.1ns
INS 1 1.8ns 0.9ns 2.8ns 2.3ns
4 3.5ns 2.9ns 5.8ns 5.5ns
TRUTH TABLE















































Figure A.20a Xnor2 Cif Plot
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INPUT FANOUT Ur 'df t. V
INI 1 1.7ns 2.7ns 1.6ns 1.3ns
4 2.5ns 3.3ns 3.4ns 2.2ns
IN2 1 1.3ns 1.2ns 1.7ns 1.7ns





































Figure A.20c Xnor2 Schematic
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INI 1 1.9ns 2.2ns 1.6ns 1.3ns
4 2.1ns 2.4ns 3.6ns 2.2ns
IN2 1 1.6ns 2.7ns 1.6ns 1.3ns



































Figure A.21c Xor2 Schematic
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